INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Docket Number (Optional)	Application Number
BUR920020010175US1	10/063,214
Applicant(s)	
Timothy Lehner, et al.	
Filing Date	**Group Art Unit**
03/29/02	

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
JM		5,481,484	01/02/96	Ogawa et al.			
		5,535,146	07/09/96	Huang et al.			
		5,652,716	07/29/97	Battersby et al.			
		5,675,502	10/07/97	Cox			
		5,696,694	12/09/97	Khouja et al.			
		5,706,477	01/06/98	Goto			
		5,757,679	05/26/98	Sawai et al.			
		5,838,947	11/17/98	Sarin			
		5,920,489	07/06/99	Dibrino et al.			
		5,949,983	09/07/99	Baxter			
JM		6,005,829	12/21/99	Conn			

FOREIGN PATENT DOCUMENTS

	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation YES	Translation NO

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*

JM		Bina Ackalloor, Dinesh Galtonde, "An Overview of Library Characterization In Semi-Custom Design" 5/97 IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312
JM		Jerry D. Hayes and Larry Wissel, "Behavioral Modeling for Timing, Noise, and Signal Integrity Analyis" IBM Microelectroinics Division

EXAMINER	DATE CONSIDERED
James Kerveros	9/8/2005

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

ATTY DOCKET NO.	SERIAL NO.
BUR920010175US1	10/063,214
APPLICANT(S)	
Timothy Lehner, et al.	
FILING DATE	GROUP
03/29/02	

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
JVP		6,035,115	03/07/00	Suzuki			
		6,080,201	06/27/00	Hojat, et al.			
		6,102,960	08/15/00	Berman, et al.			
JVP		6,110,219	08/29/00	Jiang			

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*

JVP		Chandrakasan et al., "Design of High-Performance Microprocessor Circuits" ISBN 0-7803-6001-X, IEEE Order No. PC5836, Chapter 16.3 pp. 338-345
JVP		Jessica Qian, et al., "Modeling the 'Effective Capacitance' for the RC Interconnect of CMOS Gates" December 1994, Volume 13. No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems pp. 1526-1535

EXAMINER	DATE CONSIDERED
	9/8/2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.